Blue Pearl Software Appoints Murielle Lacombled as Sales Director, Southern Europe to Support the Growing Demand for FPGA Design Tools
Bluepearlsoftware.com accelerating FPGA Implementation with Xlinix Vivido. We offers comprehensive RTL analysis, clock-domain crossing (CDC) checks, and automatic Synopsys Design Constraints (SDC) generation for FPGA, ASIC and SOC designs, with high
Online, May 2, 2013 (Newswire.com) - "By adding an experienced FPGA professional like Murielle to Southern Europe, we enhance support for our growing list of European customers, who design with FPGAs and are using them for embedded applications," said Roger Bitter, Vice President Worldwide Sales, Blue Pearl Software. "Our customers will benefit from her responsiveness and excellent business abilities."
"We are dedicated to providing the leading electronic and semiconductor companies in Europe with the most advanced design tools for their innovative electronic products," noted Murielle Lacombled. "The Blue Pearl Software technology brings a unique ASIC-like verification approach to FPGA designers at the RTL level, and thus boosts design verification productivity in major FPGA design flows."
Murielle is experienced in international sales for Electronic Design Automation (EDA), and previously worked for Cavium, MontaVista, Synplicity,as well as Cadence Design Systems.
The Blue Pearl Software Suite works with the Xilinx Vivado Design Suite running on Windows platforms. It includes linting, CDC analysis and automatic SDC generation. Its generated SDCs drive the efficiency of the synthesis and place and route phases of FPGA design implementation, and reduce iterations and overall design time. Its Visual Verification Environment™ makes it easy to use.
The company's collaboration with Synopsys offers an optimized flow that works with Synopsys' Synplify Pro FPGA synthesis software. Verilog, VHDL and SystemVerilog designers can automatically generate an exhaustive set of constraints that address false and multi-cycle paths that are compatible with Synopsys' synthesis flow.
About Blue Pearl Software
Blue Pearl Software,Inc.provides EDA software that accelerates RTL signoff for FPGA designs. The company's Blue Pearl Software Suite checks RTL designs for functional errors and automatically generates comprehensive and accurate Synopsys Design Constraints (SDC) to improve quality of results (QoR) and reduce FPGA design risks. Visit Blue Pearl Software at http://www.bluepearlsoftware.com
Press Contact:
Shakeel Jeeawoody, Blue Pearl Software, +1- 408.961.0121, [email protected]
Acronyms
CDC: Clock Domain Crossing
EDA: Electronic Design Automation
FPGA: Field Programmable Gate Array
QoR: Quality of Results
RTL:Register Transfer Level
SDC:Synopsys Design Constraints
SoC:System-on-Chip
Visual Verification Environment is a trademark of Blue Pearl Software, Inc. All other trademarks are property of their respective owners.
Share:
Tags: ASIC Designers, clock, Digital Designing Software, Electronic Design Process, FPGA Implementation, SDC constraints, Timing closure, Timing constraints
