DINI Group Announces Full Integration With EXOSTIV FPGA Debug Solution
La Jolla, California, March 15, 2016 (Newswire.com) - DINI Group announces successful integration of the EXOSTIV FPGA Debug Solution with our Xilinx UltraScale and Virtex-7 series of ASIC Prototyping Products. The EXOSTIVTM solution enables FPGA debug at very high data rates into a large external memory (up to 8GB).
“We solved a difficult network test fixture bug using the bright orange EXOSTIVTM box, proving the value of the EXOSTIVTM solution,” said Mike DINI, president of DINI Group. “Our live TOE_IoT demonstration was crashing after 20 seconds of continuous operation. ChipScope Pro ILA and other debug solutions weren’t providing nearly enough memory depth. Network capture boards, which cannot handle 10GbE at >90% bandwidth were dropping packets. This lack of visibility made the debug process significantly more complicated, bordering on impossible. The EXOSTIVTM solution gave us deep debug memory depth at full bandwidth. We were able, in short order, to find and fix the Verilog bug in the test fixture.”
No custom hardware interfaces were required since the EXOSTIVTM box cables directly to SFP/QSFP sockets, which are native to DINI Group’s Virtex-7 and UltraScale products. The tools were easy to use and intuitive. The logic added internally to the FPGA by the EXOSTIVTM tools was minimally invasive and did not affect the timing of the design.
DINI Group is an established leader in large, FPGA-based boards, critical IP, and systems. DINI Group FPGA boards are used in large quantities for ASIC and SOC prototyping, low-latency trading, and high performance computing. From their corporate campus in La Jolla, California, DINI Group employees have supplied over fourteen billion ASIC gates.
Exostiv Labs (www.exostivlabs.com) is a division of Byte Paradigm sprl, a company incorporated in Belgium. Exostiv Labs is a trade name of Byte Paradigm sprl for solutions dedicated to FPGA and Programmable Logic.
Share:
Tags: DINI Group, Exostiv, FPGA, IOT, TCP Offload, Xilinx